Low-power chipset design